The present work involves integration of the simulation stage of design of a VLSI circuit and its testing stage. The SPICE simulator, TEK LV500 ASIC Design Verification System, and TekWaves, a test program generator for LV500, were integrated. A software interface in 'C' language in UNIX 'solaris 1.x' environment has been developed between SPICE and the testing tools (TekWAVES and LV500). The function of the software interface developed is multifold. It takes input from either SPICE2G.6 or SPICE 3e.1. The output generated by the interface software can be given as an input to either TekWAVES or LV500. A graphical user interface has also been developed with OPENWlNDOWS using Xview tool kit on SUN workstation. As an example, a two phase clock generator circuit has been considered and usefulness of the software demonstrated. The interface software could be easily linked with VLSI design such as MAGIC layout editor.
INTRODUCTION
The development of a VLSI circuit involves many steps such as circuit design, layout design, simulation, fabrication and testing [1, 2] . For testing a digital system implemented in a VLSI circuit, we need a set of input stimulus vectors which are forced on the input pins of the VLSI circuit, and the expected output response from the system which is used to compare with the actual response of the VLSI circuit being tested [3, 4] .
The input stimulus vectors and the netlist extracted from the VLSI circuit layout are given to a simulator. The simulator simulates the circuit in hand using the circuit definition file which consists of device equivalent circuit models and other network parameters [5, 6] . The simulator, then runs analysis for the circuit definition file and gives the output response corresponding to a defined set of DC and/or pulsed binary input parameters. These DC and/or pulsed binary input parameters and corresponding generated output response by the simulator are termed as input and output vectors. The vectors needed for testing are thus generated by simulation but these vectors are in a format specific to the simulator used. The tester may need them in a different format with additional information such as clocking information [7] . All these needs are to be provided by the testing engineer. This process consumes time and is error prone since human factor is involved [8] .
The design automation and testing process of a VLSI circuit through an interface between a simulator and a design verification system enhances the efficiency of testing since the involvement of human factor is greatly reduced. The automation of testing process also reduces the time consumed since the test program for the VLSI tester is generated by the interface.
CAD TOOLS SELECTED FOR INTEGRATION
The design verification system consists of "TEK LV500 ASIC Design Verification System" and "TekWAVES", respectively. The LV500 is a stand-alone design verification tester for application specific integrated circuits [9] . All the formats of input vectors that result in generation of digital pulses are converted into EWAV (event wave) format. The output pulses corresponding to various output nodes specified in SPICE input file are found in SPICE output file, and converted into EWAV format.
EWAV File Format
The EWAV file format is an ascii format for event files for logic simulators and testers. The EWAV file format has three sections [10] . The first section is an 'environment' section which contains information such as EWAV file version, the data created, the time created, the intended destination, and the time seale. The second section is the 'signal declaration' section which contains a list of signal definitions. The final section is the 'event data' section which consists of time stamps and the corresponding data vectors. The format of an EWAV file is shown in Fig. 3 . 
Key Stages in Software Development
The key stages in software development and the approach followed in each stage with algorithms and pseudo-code are explained in the following subsections through a data flow diagram of Fig. 2. 1. Read the input files (SPICE input and SPICE output files) and locate the statements in the SPICE code that give rise to generation of input vectors. The pulse and piecewise linear (PWL) statements as shown in Fig. 4 are followed by the specifications for pulses to be generated. These are the statements to be considered in reading input files. Fig. 5 has been considered. The circuit description is given to SPICE simulator along with the input vectors. For the example shown in Fig. 5 , the test vectors were generated form the truth table of a two phase clock generator and were specified both in the PULSE and PWL formats of SPICE simulator. The SPICE2G. The SPICE input file and each of the SPICE output files (one at a time) are given now as inputs to the software interface and the results are written into EWAV file, which are shown as EWAV file in Appendix A.
Advantages of the Interface
The interface developed between a simulator and design verification system enhances the efficiency of testing by reducing the involvement of human factor. The test engineer, now does not need to feed the test vectors by hand to the tester. Further, the test program with clocking and frame information is generated by the interface. Thus, the interface reduces the time consumed in design verification of digital systems. .PRINT TRAN V(3) V(5) V(7) .END 74 A. SRIVASTAVA AND S. R. PALAVALI 1"*********************************** 3/15/93 ********** 0CLOCK GENERATOR 
